

ABSTRACT

High density static memory cells and arrays
containing gated lateral bipolar transistors which can be
latched in a bistable on state. Each transistor memory
cell includes two gates which are pulse biased during the
write operation to latch the cell. Also provided is a CMOS
fabrication process to create the cells and arrays.

5

10

15

20

25

30

006221-122900